Abstract. A microelectromechanical system (MEMS) device might function perfectly well in the controlled environment in which it has been created. However, the device can be a real viable product only after it has been fabricated with proven performance in a package. As such, the assembly yield of a MEMS package is often a challenging target to meet. The design and fabrication of a free-floating membrane on a flexible substrate to enable easy and cost-effective packaging of MEMS devices is examined. Since standard MEMS fabrication processes are designed for rigid substrates, several process modifications were required to handle flexible substrates. The adaptation of each fabrication process has been documented. Furthermore, detailed information regarding the selection of compatible materials, as well as incompatibilities that were encountered, has been presented to aid future researchers in developing processes for flexible substrates.
Introduction
Microelectromechanical systems (MEMS) have adopted many of the integrated circuit (IC) fabrication techniques with the exception of its packaging technology, the reason being that unlike ICs, MEMS devices often have mechanical components in addition to the electrical components. Thus, a MEMS package has to not only protect the device mechanically and electrically but also allow the microstructures to interact with the environment to enable measurement of the desired physical/chemical parameters. 1, 2 Currently, a standard MEMS packaging technology is unavailable, and every package has to be custom designed to optimize the device's performance. 2, 3 Also, packaging is usually responsible for 60% to 85% of the cost of a MEMS device. Thus, there exists a need for a low-cost packaging solution, with robust assembly, for MEMS devices. 4, 5 It has been a goal to develop a flexible MEMS technology (with integrated MEMS devices) that can be easily taped or glued on nonplanar surfaces. Retrospectively, Barth et al. 6 reported in 1985 on the first version of this idea with a one-dimensional flexible Si-diode temperature sensor array in which a polyimide strip was the flexible material connecting Si islands formed by isotropic hydrofloric/nitric/acetic acid (HNA) etching.
The use of flexible substrates in the manufacturing of electronic devices is growing rapidly. Flexible substrates are particularly advantageous where rapid, low-cost manufacturing is desirable. Particularly attractive is the possibility of using continuous fabrication techniques with rolls of flexible substrate. However, the difficulties in obtaining suitable flexible substrates and manufacturing/batch-fabrication techniques are formidable. 7 This article is focused on the design and fabrication of a free-floating membrane on a flexible substrate to enable easy and cost-effective packaging of MEMS devices. Section 2 provides an overview of the relevant literature. Section 3 develops a novel method for fabrication of MEMS devices on flexible substrates. The method is validated against traditional fabrication processes. A significant improvement in the production yield and reduction in the cost of production is observed. Information on material compatibility and a detailed justification of the choice of specific materials and processes is also provided with a view that it would serve as a starting point for future research. Section 4 illustrates a technique to fabricate a micromachined freefloating membrane on a flexible substrate and includes the modification of each fabrication process step required to handle the flexible materials. Conclusions and future work are documented in Sec. 5.
Review of MEMS on Flexible Substrates
As mentioned earlier, MEMS devices are essentially ICs with moving parts. For example, in order to produce a freely moving mechanical structure, a temporary supporting layer is used during fabrication as shown in Fig. 1(a) . This layer is commonly referred to as a sacrificial layer since it is removed as the final step of a MEMS fabrication process as shown in Fig. 1(b) . The sacrificial layer provides mechanical protection and support to the freely moving structures during the fabrication process. It can be composed of a variety of materials based on the application and compatibility with the device/processes involved.
The first-generation devices on flexible substrates were made on prefabricated sheets of polyimide using a Si wafer as the carrier during the fabrication. 6 However during processing, the polyimide substrate could not be kept planar on the Si due to the formation of bubbles and the difference in thermal coefficients of expansion between the polyimide and the subsequent layers. The next generation of detectors was made by using spin-on polyimide layers (such as PI5878G from HD Microsystems), which were subsequently cured to form the flexible substrate. Again, Si wafers were used as a carrier. The completed devices were then peeled off the carrier to obtain the flexible detectors arrays. 8 However, the peeling of the polyimide from the Si substrate posed several challenges like curling of the polyimide layer, damage to the fabricated devices, and increased cost and time for packaging the device(s).
Several creative approaches to fabricating MEMS devices on flexible substrates have been reported in the literature.
Another technique of fabricating devices on flexible substrates is to use a Si wafer to temporarily support the structure during fabrication. Figure 2 shows a process used to produce a MEMS conformal array of pressure sensors on a flexible substrate, where MEMS devices are fabricated on the top side of the Si wafer. 9 MEMS devices are fabricated on the top side of the interconnections, is deposited and patterned. A second layer of polyimide is then spincoated, cured, and patterned to cover the flexible network of interconnections. On the back side of the wafer, aluminum is deposited and patterned to form a mask. Reactive ion etching (RIE) etching using sulphur hexafluoride (SF6) is used to completely etch the remaining Si and silicon nitride between the islands. Removing the silicon nitride is extremely critical since it is brittle and could crack when the substrate bends. The final 10 μm layer of polyimide is spincoated and cured on the back side of the wafer to completely encapsulate the Si islands. According to Ref. 9, the peel-off force of the polyimide from Si is 0.23 g∕mm, which is weak. Fully encapsulating the islands greatly increases the maximum tensile force (to about 3.57 kg∕mm). The thickness of the Si islands is less than 100 μm and allows for minimum island dimensions of 100 μm by 100 μm and a minimum spacing of 50 μm between the islands. Since the wafers are fragile, the individual array of devices must be kept sufficiently small so that it will survive the fabrication process. The size of the array of devices is 1 cm by 3 cm. The Si islands are 450 μm by 550 μm and 75 μm thick. Figure 3 shows a device fabricated using similar techniques outlined in Refs. 10 and 11.
All the techniques listed in this section, and many more, [12] [13] [14] [15] [16] [17] [18] [19] have been used successfully for the packaging of MEMS devices. However, most of these packaging techniques are device-specific and are suitable only for certain processing equipment. Also, because of the high processing cost involved, the more robust techniques become unsuitable for use in a manufacturing environment.
Preliminary Experiments
Numerous significant challenges exist in developing a process for fabrication of MEMS devices on flexible substrates (e.g., the process of photolithography requires substrates to remain flat for spincoating, hot plate baking, alignment and exposure, high processing temperature for e-beam evaporations, need for organic adhesives, etc.). Furthermore, since MEMS devices have moving mechanical structures, they are prone to distortion when bending the substrate. This section documents the development of a novel process to fabricate MEMS devices on flexible substrates.
The Si substrates are cleaned in hydrofluoric acid (HF) prior to processing. Cleaning with HF makes the substrates hydrophobic, thus improving the adhesion between the substrate and the bonding layer. Since standard MEMS fabrication processes are designed to produce devices on rigid substrates such as Si, glass, or alumina, several process modifications were required to handle flexible materials. This section documents the adaptation of each fabrication process step to handle flexible substrates.
The design of the processing equipment poses a major problem for the fabrication of devices on flexible substrates. The most common method of processing flexible substrates is by means of temporary bonding to a rigid wafer that acts as a carrier. This method, however, is only feasible under limited conditions since the adhesive material's peel strength may change significantly when cycled through high temperatures and conditions encountered during processes like sputtering, e-beam evaporation, plasma enhanced chemical vapour deposition (PECVD), etc. Experiments were carried out using both 1 and 2 mil DuPont Kapton film rolls. Dow Corning Sylgard 184 polydimethylsiloxane (PDMS) was used to bond the entire back side of a flexible substrate to a rigid Si wafer. This bonding method ensured intimate thermal contact between the flexible substrate and Si wafer-a requirement for adequately baking the photoresist during photolithography processing. Since it was not possible to use the temporary bond between the flexible substrates to rigid carriers for all processes, creative workarounds were later developed for each specific process. The process-specific adaptations are later described in Sec. 4 .
The fabrication process begins with cleaning of the Si substrates. For all the processing, standard, single-side polished 4 in. Si substrates (525 μm thick) were used. A 1-μm-thick PECVD oxide was deposited on the Si substrates. This oxide layer acts as an etch-stop layer for the deep reactive ion etching (DRIE) process. Precut 6 in. by 6 in. Kapton sheets were solvent cleaned and then dehydrated in an oven at 120°C for 20 min.
The most practical method for fabrication of devices on flexible substrates is to have a solid polyimide sheet that can be temporarily adhered to an Si carrier wafer, such that it can be separated at the end of fabrication.
Based on the properties and its compatibility with other materials, PDMS was chosen as the candidate bonding material. Though the aim is to ultimately peel-off the Kapton film after the processing, care should be taken to avoid any potential defects in the film or the PDMS layer, since it could lead to de-bonding of the Kapton film in middle of processing.
For this process, an ordinary, rigid, single-side polished Si wafer is used as a temporary carrier. The fabrication begins with preparing the PDMS (Sylgard 184 elastomer, Dow corning) mixture. The PDMS precursor is mixed with its curing agent in a ratio of 10∶1 by weight. Subsequently, the mixture solution is gently stirred and then degassed in vacuum for about 45 to 60 min in order to remove air bubbles. This is followed by the PDMS liquid precursor spincoating. The coating was done at a 10 s spread at 500 rpm and different spin speeds-2000 to 5000 rpm for 30 s to obtain the best coat. It was observed that the best results were achieved with a spin speed of 3000 rpm for 30 s, as seen in Table 1 . The spincoating is followed by a cure for 60 min at 100°C to reduce thermal cycling due to the thermal expansion difference between the Si carrier and PDMS interlayer.
This approach attains about 20 to 25 μm thick membrane with a relatively uniform film thickness. Experimenting with the spin speeds will produce the widest range of results in final coating thickness. The variation of thickness depending on the spin speed is shown in Fig 4. It should be noted that the cured PDMS surface is originally hydrophobic. Therefore, prior to bonding with the Kapton film, the PDMS membrane and the Kapton film are treated with oxygen plasma for 120 s at an radio frequency (RF) power of 400 W under the pressure of 200 mT. This step is essential to turn the PDMS surface hydrophilic, allowing the bonding of the Kapton film with necessary adhesion and guaranteeing a smooth and uniform bond. 20 The Si substrate and the Kapton film were bonded using a traditional roller bonder. The bonding should be done ensuring no air bubbles appear between the substrates in order to avoid any potential problems during processing. Expansion of the air bubbles due to the heat in various processing steps (e.g., e-beam evaporation, photolithography, etc.) may lead to failure of the bond, thus resulting in de-bonding of the substrates during processing.
After bonding, the PDMS layer is put through an additional cure. This postbond cure improves the strength of the temporary bond. To evaluate the cure parameters, various samples were cured at different temperatures and time and then put in an ultrasonic tank containing acetone, to ensure the sustainability of the bond for lift-off processing. The results obtained for a 2 mil Kapton film bonded on an Si substrate are given in Table 2 . It is clear from the table that a postbond cure at 100°C for 2 h gives the best results, i.e., the strongest bond. It should however be noted that, though these cure parameters may be optimum for a PDMS layer with a given thickness, they are subject to change depending on the thickness of the PDMS layer. The results obtained for a 1-mil-thick Kapton film were similar.
Utilizing standard photolithography, the device wafer was then patterned for the metal layers. Two metal layers were deposited on the Kapton film by e-beam evaporation. Electrical leads were defined by dissolving away the photoresist under the metal layers in acetone. To improve the process sustainability and device production yield, no water was used for lift-off. The lift-off was done in an ultrasonic tank filled with acetone, followed by a rinse in isopropyl alcohol (IPA). The low adhesion between the Kapton film and the PDMS interlayer makes the separation of devices fairly easy. Due to this, the Kapton film can be peeled off from PDMS interlayer upon the Si carrier, once the fabrication is complete, yielding a flexible device sheet. Devices fabricated on the Kapton sheet are flexible enough to be folded and twisted freely to achieve any desired shape and form required for various applications. Using this technique, devices were successfully fabricated on the flexible Kapton substrate. To retrieve the flexible devices at the end of fabrication, the Kapton film had to be peeled off manually. This traditional (i.e., manual) de-bonding of the Kapton film, however, poses several challenges:
1. Curling of the Kapton film to an extent, which makes dicing difficult 2. misalignment in photolithography due to the de-bonding of the Kapton film during processing 3. damage to the fabricated devices due to curling/ handling 4. increased cost and time for packaging the device(s).
These issues lead to a poor yield and increased cost of production. To address these issues a "free-floating membrane structure" was investigated and developed.
Proposed Approach and Results
In order to achieve a free-floating membrane structure (shown in Fig. 5 ), it is very critical to have a strong/permanent bond between the two substrates to ensure reliability in performance and lifetime of the devices. Since PDMS was the material of choice used for the temporary bonding, we further investigated the chances of achieving a permanent bond using PDMS. After trying numerous different combinations of prebond and postbond cure temperatures, it was concluded that a permanent bond cannot be achieved between the two substrates using PDMS alone.
Based on the recommendation from the manufacturer of PDMS, Dow Corning 92-023 primer 21 was used to enhance the strength of the bond between the Kapton film and the Si substrate. A thin coat primer was applied on a dehydrated Kapton film by brushing with a wipe. A thin film primer gives best adhesion. Film thickness can be roughly estimated by color of the film, i.e., the thicker the film, the whiter the appearance. If cracks appear in the film, too heavy a coat was applied. White dust or flakes on the surface also indicate too heavy a coating. 21 The primer cures when in contact with air moisture. Based on the humidity in the clean room, a cure time of 2 h was chosen. As a general rule, drying times of more than 6 h at normal temperature and humidity conditions should be avoided. Once the primer was cured, the PDMS was spincoated on the Si substrates at a speed of 3000 rpm for 30 s. The spin speed was chosen based on the results obtained in Sec. 3. Immediately after the coating, Kapton sheets were bonded to the PDMS layer using a roller bonder. The bonded substrates were then allowed to cure for 24 h at room temperature.
Most of the MEMS devices require metal layers as a part of the circuit or as electrical contact points. These metal layers can be deposited by e-beam evaporation, sputtering, etc. Electrical leads are then defined by dissolving away the photoresist under the metal layers in a resist solvent like acetone. It is thus imperative that the permanent bond be unaffected to lift-off processes. To test the effect of resist solvents on the bond, mock lift-offs were performed on a number of permanently bonded device wafers. The lift-offs were done in resist solvents including acetone, 1165, and PRS 2000 for different time periods to determine the maximum time for which the solvents do not attack the permanent bond. Table 3 shows the results of the mock lift-offs. As shown in Fig. 6 , it was observed that the resist solvents tend to damage the permanent bond. The Kapton film started lifting from the edges of the wafer, and the lifting progressed toward the center, with time. The extent of the damage was more or less similar for all the solvents. One of the reasons for this could be that the solvents attack and swell the PDMS.
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Since the resist solvents attack the permanent bond, a modified lift-off procedure was required. The results of the lift-off indicated that the attack on the bond started at the edge and progressed toward the center of the wafer, with time. The attack on the bond can be prevented if the edges of the wafer are protected by a mechanism/set up to prevent the solvents from seeping between the two substrates. To achieve this, a strip of Parafilm M was used to mask the edges. Parafilm M is a self-sealing, moldable and flexible film that has unique permeability properties, impressive water vapor transport properties, and is resistant to many common reagents. 23 It lifts easily and leaves no residue behind on the surface being protected.
A thin strip of Parafilm M was placed around the entire perimeter of the wafer. It was bound to the substrates manually using finger pressure. The wafer was then put through a lift-off process in acetone for 20 min. Figure 6 shows the comparison of results for the wafer with the Parafilm M protection and the wafer without any edge protection, after a 20-min lift-off. Notice that the edges of the wafer without edge protection are lifted [circled in blue in Fig. 6(b) ]. To ensure the reliability of this technique, four lift-offs of 20 min each were performed on another set of wafers with Parafilm M protection. The results were very impressive and with very little effect on the permanent bond. However this technique works only if the edges of the wafer are exposed during the lift-off process.
The use of Parafilm M may not be viable in a manufacturing environment due to its nonrobustness. Thus alternative sustainable processes for edge protection were investigated. One of the potential solutions was to bond a Kapton film of slightly lower diameter (5 to 10 mm less) than the Si substrate. A 25-μm-thick resist film of SU-8 was coated over the entire wafer. The SU-8 is a negative, epoxy-type, near-ultraviolet (UV) photoresist based on EPON SU-8 epoxy resin (from Shell Chemical). This photoresist can be as thick as 2 mm-aspect ratios >20 and higher have been demonstrated with standard contact lithography equipment. This is due to the low optical absorption in the UV range, which limits the thickness to 2 mm for the 365-nm wavelength, where the photoresist is most sensitive (i.e., for this thickness very little UV light reaches the bottom of the structure). 24 The SU-8 was patterned and developed such that it a 5 to 10 mm wide strip of SU-8 was coated over the edges. However, due to the poor adhesion between SU-8 and Kapton, as well as the oxide on the Si substrate, the SU-8 strip starts lifting when put in acetone for more than 15 min. As a result, it cannot be used for processes that require processing in acetone for more than 15 min. This method, however, could be modified by changing the cure temperatures, thickness of SU-8, exposure dose, etc. to improve the adhesion between SU-8 and the substrates.
Another technique for lift-off, using a spin track, was developed. A spin track comprises of a wafer holder/ chuck in the center. The chuck is placed on a shaft, connected to a motor. The principle of the spin track lift-off is to use the centrifugal force of the spin action such that the resist solvent is in contact with only the top surface of the substrate. There is no attack into the edges since the centrifugal force throws off any excess acetone. This technique was initially tested on a Solitec spin coater. The wafer was spun at a speed of 500 rpm and acetone was constantly sprayed on the wafer for over 60 min. The results of this test revealed that the spin track lift-off completely avoids any attack to the bond by the resist solvent. This method is thus suggested for sustainable results in a manufacturing environment. However, the lift-off with Parafilm M edge protection is a satisfactory alternative and may be used for prototyping or during manufacturing if the spin track lift-off is unavailable.
After the substrates have been bonded, devices are fabricated on the Kapton film. Instead of fabricating a device, four different metal layers were deposited on the wafer to demonstrate the feasibility of device fabrication. Metal deposition was accomplished using an electron-beam evaporation system. Shipley 1813 (S1823) photoresist was used for photolithography before every metal layer deposition. S1813 was spincoated to achieve a thickness of 1.2 μm. After each metal layer deposition, the edges of the wafer were carefully protected with a thin strip of Parafilm M for lift-off. The lift-off was done in an ultrasonic tank containing acetone. It took, at most, 20 min to completely lift off each metal layer.
Once the devices have been fabricated on the Kapton film, they should be protected to avoid damage of the devices in processing steps that follow device fabrication. The front side protection layer also protects the devices from any possible attack/contamination by the chemicals used, especially the buffered HF. For the front side protection, a layer of Shipley 1827 (S1827) photoresist was used. S1827 is a negative photoresist and it serves as an excellent protection layer against most of the processes and numerous chemicals. S1827 was spincoated at 2000 rpm for 30 s and then soft baked at 115°C for 90 s.
For the formation of a free-floating membrane structure, the Si substrates have to be etched in a way that results in an open area under the fabricated devices, leaving behind Si support structures for supporting the free-floating membrane. The selective etching can be achieved by patterning the back side of the Si substrate using a protective resist, such that only the areas to be etched are exposed to the plasma of the DRIE system. For this, a 10-μm-thick layer of AZ 9260 photoresist was coated on the back side of the Si substrates. The photoresist was coated at a spread speed of 300 rpm for 4 s and a spin speed of 2000 rpm for 30 s, followed by a softbake for 4.5 min at 110°C. An exposure dose of 1200 mJ was used. After developing it in the AZ400K solution for 2.5 min, the resist was hard baked for 2 min at 110°C.
Since an oxide layer is needed as an etch stop layer for the DRIE, PECVD oxide was coated on the Si substrates. The PECVD oxide deposits on both sides of the substrate and thus an oxide layer etch is required even prior to the DRIE. As already mentioned, a 1-μm-thick oxide layer was deposited on the Si substrates. The oxide etch was performed in buffered HF solution for 12 m as the etch rate of oxide in a buffered HF solution is about 1000 Å∕ min.
A Surface Technologies Systems USA Inc. (Redwood, California) Pegasus DRIE system at the Lurie Nanofabrication Facility, Michigan, was used for etching the substrates. The etch rate, using the developed recipe, is highly dependent on the feature sizes and the amount of area to be etched. Based on the mask/pattern used, the through wafer etch took about 40 min of etch time.
Before etching, a carrier wafer is bonded to the substrate for membrane protection. The carrier and the Si substrate were bonded using Crystalbond 555. The best adhesion is obtained when the part to be embedded is first heated to the temperature of the melting point of the Crystalbond (95°C in this case) used. If this is not done, inferior adhesion might be experienced. 25 When processing is complete, the Crystalbond adhesive can be removed by reheating and cleaning with a wide range of different solvents and water.
It was observed that the Crystalbond reacts with the front side protection layer (S1827). It does not affect the bond strength or the heat transfer during DRIE in any way. However, after de-bonding the carrier, when the etched wafer was put into buffered HF for the oxide etch, the metal layers were also etched away. This indicated that the Crystalbond reacts with the S1827 photoresist and takes it off the wafer during de-bonding. Thus a fresh front side protection layer needs to be coated on the devices after the DRIE.
On few samples that were heated to temperatures over 110°C during de-bonding, the Crystalbond and photoresist reacted to form a residue on the device wafer as well as the carrier. Figure 7(a) and 7(b) shows the residue (circled in blue) on the device wafer. The residue was unaffected even after multiple tries to strip it in piranha solution. Care should thus be taken to not overheat the Crystalbond while bonding/de-bonding the carrier.
The DRIE of the Si substrates stops at the oxide layer. This oxide layer has to be etched before etching the PDMS. Based on the standard etch rate, a 12-min etch time in buffered HF is sufficient to remove the 1 μm oxide layer.
PDMS is a Si-based polymer; thus the required etch chemistry is different from that of polymers consisting mainly of carbon and hydrogen. These polymers can be etched with oxygen, but the siloxane bonds (Si-oxygenSi) that make up the backbone of the polymer chains in PDMS are not easily broken by oxygen plasma.
Any byproducts of the oxygen plasma treatment of Si-O bonds are in general not volatile. Oxygen plasma is useful for surface activation of PDMS. Surface activation in oxygen plasma increases the surface energy and enhances the wettability of the polymer. The effect is only temporary, however, and the surface recovers its natural hydrophobic state over time. 26 Surface activation also enables two surfaces to bond together when brought into contact. This technique is useful for bonding together individual PDMS device layers. 27 Prolonged exposure of PDMS to oxygen plasma only changes the surface into a brittle silica-like layer with tiny cracks. 26 PDMS cannot be dry etched with oxygen alone, yet it does appear to increase the etch rate 28 of CF 4 . Since PDMS is an Si-based polymer, it requires an etch chemistry similar to that required by Si or silicon dioxide. CF 4 is often used to etch Si and silicon dioxide because the fluorine atoms form volatile compounds with Si. While the exact etching mechanism of PDMS in a CF 4 ∕O 2 plasma has not been determined, the material resembles a combination of silicon dioxide and a carbon-based polymer. CF 4 etches PDMS in the same way that it etches silicon dioxide, i.e., by forming volatile SiF x compounds. There are at least two possible explanations for the increase in PDMS etch rate that occurs when oxygen is added to the CF 4 plasma. First, adding oxygen to CF 4 has been found to increase the etch rate of Si and silicon dioxide by increasing the amount of reactive fluorine atoms present in the plasma. 29 The effect is based on the interaction between atoms in the gas phase and is not dependent on the substrate, so it is equally likely to occur when etching PDMS. The second explanation is based on the fact that while PDMS is an Si-based polymer, it still contains carbon and hydrogen in the form of methyl groups that occur periodically along the polymer chains. It is possible that these methyl groups are more easily removed when oxygen is added to the plasma, enhancing the overall rate of attack on the PDMS structure. 28 PDMS, like silicon dioxide, apparently requires a fluorine-based etch chemistry. Wet etching of PDMS is also possible, but it results in severe undercutting. 28 Furthermore, wet etching of PDMS can adversely affect the bonding of PDMS to substrates. 30 The PDMS was mixed in a 10∶1 ratio with its curing agent and then placed in a vacuum desiccator for at least 45 min to remove the bubbles created during mixing. Samples were then made by spinning the polymer on Kapton bonded substrates and curing at room temperature for 24 h. To determine the etch rate, experiments were performed in an LAM Research Drytek RIE system equipped for reactive ion etching, available at Midwest MicroDevices, Ohio. Oxygen (O 2 ) and trifluoromethane (CHF 3 ) were used for etching the PDMS. All samples used for etch rate determination were etched for 60 min while the CHF 3 ∕O 2 ratio, total gas pressure, and RF power were varied. The surface of each sample was coated with S1827 photoresist and patterned prior to etching, in order to create a distinct step feature that could be measured using a Dektak 3030 stylus profilometer. Several samples were etched and the average step-height value was used.
From the data obtained through profilometry, the parameters giving the highest etch rate were determined. The fastest etch rate, 12 μm∕h, was obtained in a mixture of CHF 3 and O 2 at a 3∶1 ratio (47 mTorr, 300 W). In O 2 alone, PDMS was not etched. Based on this etch rate, it took about 2 h to completely etch through the PDMS bonding layer.
This innovative process has been used to successfully fabricate working MEMS devices on flexible substrates. The free-floating membrane is rested on support structures which are obtained by etching through the Si substrate and the bonding layer. The advantages of this configuration are twofold. First, MEMS devices are fabricated on the flexible film while it is still bonded to the Si substrate, which provides mechanical support. The second benefit arises since a grid pattern of thin membranes is surrounded by Si support structures, thus allowing the flexible circuit to be held flat by vacuum during photolithography.
Since standard MEMS fabrication processes are designed to produce devices on rigid substrates such as Si, glass, or alumina, several process modifications were required to handle flexible materials. The adaptation of each fabrication process step to handle flexible substrates has been documented. Furthermore, detailed information regarding the selection of compatible materials, as well as incompatibilities that were encountered, has been presented to aid future researchers in developing flexible MEMS processes. The end result is a viable MEMS fabrication process that yields devices on a flexible substrate. The complete process flow is shown in Fig. 8 .
Conclusions and Future Work
A new micromachined free-floating membrane on a flexible substrate is presented. Unlike previously reported techniques, a layer of PDMS is used, for the first time, to permanently bond the flexible substrate to an Si wafer. Due to the nature of the bond, the bonded substrates can be processed for temperatures up to 200°C. This opens the possibility of employing various devices on thin membranes, thus leading to more compact multifunctional systems on flexible substrates. The substrate maintains overall flexibility while the support structures provide mechanical support to the MEMS devices. The key advantage of the proposed fabrication technique is that it allows easy recovery of devices fabricated on flexible substrates. Unlike the currently available techniques, the free-floating membrane structure eliminates the need to de-bond the flexible substrates at the end of fabrication, thus resulting in higher yields, low cost of production, and a robust package for the MEMS devices. Using this design, devices can be fabricated on a free-floating flexible membrane with very little modifications to the traditional processing steps. For future work, the Kapton substrate thermal expansion and interlayer stresses could be characterized in detail. This will enable the designer to compensate for geometry changes during fabrication by varying the size of masks to improve alignment and reduce minimum feature size. Additionally, this information may be used to determine the operating temperature range of MEMS devices on Kapton substrates. The electrical properties of the Kapton substrate could be characterized after being subjected to the different fabrication process steps and temperature cycling. The etch recipes for Si substrate and PDMS can be characterized and modified to achieve higher etch rates. A combination of wet and dry etches could also be used to further enhance the etch profiles and achieve a better anisotropic etch. Over the longer term, converting the fabrication procedure to a large-area roll-to-roll process would greatly reduce cost and produce large-area structures that would lead to new applications.
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